

ld.a r 30 ← [r 20]

⋮

ld.c r 30 ← [r 20]

# ALAT

#	VALID	TYPE	REG-ID	ADDRESS
n				
n-1				
n-2				
n-3				
n-4				
n-5	1	int	r 30	xx yy
n-6				
n-7				
⋮				
2				
1				
0				

110 ~

FIGURE 1

ld.a r30 <- [r20]  
 ...  
 st [r80] <- r40  
 ...  
 ld.c r30 <- [r20]

# ALAT

#	VALU	TYPE	REG-ID	ADDRESS
n				
n-1				
n-2				
n-3				
n-4				
n-5	0	int	r30	xyy
n-6				↑
n-7				↑
⋮				↑
2				
1				
0				

FIGURE 2

ld.a r30 <- [r20]

⋮

ld.c r30 <- [r20]

↓ DECODE ↓

ld.a r30 <- [r20]

⋮

ld.con r30 <- [r20], r30

↓ REGISTER RENAME ↓

ld.a rp60 <- [rp50]

⋮

ld.con rp80 <- [rp50], rp60

# ALAT

#	VALID	TYPE	REG-ID	ADDRESS
n				
n-1				
n-2				
n-3				
n-4				
n-5				
n-6				
n-7				
⋮				
2	1	int	rp60	xxzz
1				
0				



310 ~

FIGURE 3

ld.a r30 <- [r20]

add r10 <- r30, r15

sub r35 <- r30, r15

st [r80] <- r45

chk.a r30

(r30 destination)

## ALAT

#	VALID	TYPE	REG-ID	ADDRESS
n				
n-1				
n-2				
n-3				
n-4	0	int	r30	xyyy
n-5				
n-6				
n-7				
⋮				
2				
1				
0				

420r 410r

FIGURE 4

ld.a r30 <- [r20]  
 sub r35 <- r30, r15  
 st [r80] <- r45  
 chk.a r30

(r30 destination)

↓ DECODE ↓

ld.a r30 <- [r20]  
 sub r35 <- r30, r15  
 st. [r80] <- r45  
 chk.a r30.

(r30 source)

↓ REGISTER RENAME ↓

ld.a rp60 <- [rp50]  
 sub rp65 <- rp60, rp25  
 st [rp85] <- rp55  
 chk.a rp60

(rp60 source)

## ALAT

#	VALID	TYPE	REG-ID	ADDRESS
n				
n-1				
n-2				
n-3				
n-4				
n-5				
n-6	0	int	rp60	xxzz
n-7				↑
:				↑
2				
1				
0				

520 510

FIGURE 5




FIGURE 6




FIG. 7A




FIGURE 7B